Crosslinked

One of 4,529 polymer and materials roles on Crosslinked, each read for materials, degree, visa and salary. See roles like this

GL

Quantum TSV Integration Engineer

GlobalFoundries · Malta, NY1mo agoverified 21 h ago
$98k – $176k

MS-level Process Engineering roles on Crosslinked list a median of $155k (32 that show pay).

Own development and integration of cryogenic superconducting TSV processes for quantum advanced packaging.

Apply
Electronic materials · Process Engineering roles, by email
Apply

Worth knowing

Why it is interesting. Rare quantum-computing packaging role: superconducting Nb/Al liners, cryogenic reliability, and 3DHI roadmap at a leading foundry.

Might not be for you. Requires MS + 8 years or PhD + 5 years — a senior-only req with heavy fab integration ownership, not an entry point.

Bench and deskDeep specialist PhD-friendlySenior hires only

Adjacent materials roleSuperconducting liners (Nb, Al-based); via etch, liner deposition, dielectric, metallization; CTE mismatch, stress; DRIE, PVD/CVD/ALD

H-1B filings

GlobalFoundries filed 58 H-1B labor applications for scientist and engineer roles from Jan to Dec 2025.

Most common titles: Sr Engineer Process Engineering, Sr Engineer Integration Engineering, Principal Eng Equipment Engineering. Median filed pay: $102K a year.

From U.S. Department of Labor disclosure data. A filing is a record of past hiring, not a promise about this role, so confirm sponsorship with the employer. Titles and filed pay ·Every employer's filings

Seniority
Senior
Work
On-site
Type
Full-time
Degree
MS
Experience
5+ yrs
Industry
Semiconductor
Role
Process Engineering
Materials
superconducting liners (Nb, Al-based)dielectric isolation materialsmetallization materials1 role
Techniques
DRIEPVD/CVD/ALDwafer thinningRF/microwave characterization

Role details

GlobalFoundries Fab8 is seeking a highly skilled and motivated R&D TSV engineer to become part of our Quantum Advanced Packaging team. The primary responsibility of this position is to own development and integration of cryogenic, superconducting TSV technologies enabling high-density vertical interconnects for scalable quantum packaging from concept through manufacturing. About GlobalFoundries GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies.

With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com .

Job Summary

GlobalFoundries Fab8 is seeking a highly skilled and motivated R&D TSV engineer to become part of our Quantum Advanced Packaging team. The primary responsibility of this position is to own development and integration of cryogenic, superconducting TSV technologies enabling high-density vertical interconnects for scalable quantum packaging from concept through manufacturing. Essential Responsibilities Lead development of through-silicon via (TSV) processes for cryogenic and superconducting applications.

Define TSV architectures including: Superconducting liners (e.g., Nb, Al-based) Dielectric isolation schemes Via geometries (diameter, depth, pitch) Ensure TSV designs are optimized for: Low-loss electrical/RF signal transport Cryogenic thermal and mechanical stability Own end-to-end TSV integration flows across: Via etch, liner deposition, dielectric, and metallization Wafer thinning, reveal, and backside processing Integration into 2.5D/3D packaging stacks Drive process integration planning to enable prototyping and qualification across programs.

Develop TSV solutions for superconducting interposers and 3D integration platforms Support integration with: Bump/interconnect layers Redistribution routing layers (RDL) Assembly and bonding flows Ensure TSVs enable high-density vertical interconnects for quantum system scaling. Enable prototype builds and development lots, ensuring smooth execution through fab and assembly flows. Support transition from R&D to pilot to manufacturable flows.

Collaborate with device/test teams to ensure TSVs meet: Cryogenic electrical performance requirements (DC + RF/microwave) Low resistance and minimal loss for superconducting operation Support characterization of: Signal integrity (noise, crosstalk) Thermal leakage across vias Develop strategies to improve: TSV yield and process robustness Integration reliability under cryogenic conditions Identify and analyze failure modes such as: Liner defects / discontinuities Delamination or cracking during thermal cycling Void formation or via integrity issues Lead root-cause analysis and corrective actions.

Work closely with materials teams to: Select TSV liner and dielectric materials compatible with superconducting operation Understand cryogenic behavior (CTE mismatch, stress, superconductivity limits) Optimize interface integrity between via liner, dielectric, and substrate. Define requirements for TSV-specific process tools: Deep silicon etch (DRIE) Conformal deposition (PVD/CVD/ALD) Wafer thinning and reveal Collaborate with equipment vendors and suppliers to develop new capabilities. Support qualification of new tooling and materials.

Interface across: Interconnect (bump / RDL) teams Assembly and integration engineers Device / qubit / system engineers Ensure co-optimization of TSVs with full packaging stack. Drive development of next-generation TSV scaling, including: Smaller diameters and higher aspect ratios Alignment with micro-bump pitch scaling Contribute to cryogenic 3DHI roadmap and APPC capability build-out. Evaluate novel via concepts (e.g., superconducting-lined, partially filled, or air-gap vias). Generate: TSV integration flows and specifications Design rules and process documentation Provide technical updates, reports, and data-driven insights. Contribute to IP, publications, and conference outputs.

Other Responsibilities Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. Take part in hiring of other Advanced Packaging team members in Singapore. Mentor and guide new hires to assume their roles and responsibilities. Other duties as assigned by manager.

Required Qualifications

Education – Master’s in Electrical Engineering, Mechanical Engineering, Chemical Engineering, Materials Science or related field from an accredited degree program. MS degree with at least 8 years of prior related work experience.

Must have

at least an overall 3.0 GPA and proven good academic standing. Language Fluency - English (Written & Verbal). Travel - Up to 20%.

Preferred Qualifications

Education – PhD education level preferred with at least 5 years of prior related work experience. Demonstrated prior leadership experience in the workplace, school projects, competitions, etc. Project management skills, i.e. the ability to innovate and execute on solutions that matter; the ability to navigate ambiguity. Strong written and verbal communication skills. Strong planning & organizational skills. Additional Information GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.

As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities. All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations. Expected Salary Range $98,000.00 - $176,000.00 The exact Salary will be determined based on qualifications, experience and location.

If you need a reasonable accommodation for any part of the employment process, please contact us by email at usaccommodations@gf.com and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address. An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.

GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.

All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law

Related roles

Common questions

What is the salary for the Quantum TSV Integration Engineer role at GlobalFoundries?

The listed annual base salary range is $98K–$176K. This figure is taken from the posting itself.

Where is the Quantum TSV Integration Engineer role at GlobalFoundries based?

This role is based in Malta, NY.

What degree is required for the Quantum TSV Integration Engineer role at GlobalFoundries?

The posting accepts the following combinations: MS + 8 years, PhD + 5 years.

How many years of experience does this Quantum TSV Integration Engineer role require?

The posting calls for at least 5 years of relevant experience.

What polymers or materials does this Quantum TSV Integration Engineer role work with?

superconducting liners (Nb, Al-based), dielectric isolation materials, metallization materials.

What techniques or methods are required for this Quantum TSV Integration Engineer role?

DRIE, PVD/CVD/ALD, wafer thinning, RF/microwave characterization.